We have developed a programmable Josephson voltage standard based on an array of superconductor-insulator-superconductor junctions. The junctions are damped by an external frequency-dependent shunt circuit, which allows operation at Shapiro steps with nϾ1. We derive optimization criteria for the design parameters for a fast and stable array with low power consumption. An array able to generate 1.0 V RMS ac voltage signal with sub-ppm accuracy is experimentally demonstrated. Theoretically it is also shown that a fast programmable 10 V array can be realized.
I. INTRODUCTION
The programmable Josephson voltage standards have been a subject of extensive research recently. From the circuit technologies the intrinsically damped junctions, superconductor-normal conductor-superconductor ͑SNS͒ 1,2 or superconductor-insulator-normal conductor-insulatorsuperconductor ͑SINIS͒, 3, 4 have been found appropriate for the purpose. We have studied the applicability of superconductor-insulator-superconductor ͑SIS͒ junctions. Although the low damping of SIS junctions introduces some difficulties and limitations, we show that they can be overcome and that the junction properties can even be utilized. For SNS and SINIS standards it has been found difficult to use constant voltage steps V n ϭn f /K J , with nϾ1 in long arrays due to large microwave attenuation. We show that this is not the case with SIS junctions and a proper circuit design. The basic idea is to damp the junction dynamics with an external frequency dependent shunt circuit in such a way that the pump signal is not attenuated, but the lower frequencies up to the plasma frequency are. In our case the pump signal f is blocked from the shunt resistor by an inductance thus preventing the attenuation. We derive theoretically optimal design parameters for an externally shunted SIS ͑es-SIS͒ array producing a desired output voltage. The properties of interest are stability, power consumption and speed of an array, the last one of which determines the accuracy of ac voltage generation. We consider here especially the limitations in a binary type bias setup. [5] [6] [7] [8] We also demonstrate experimentally that an es-SIS
Josephson junction array ͑JJA͒ generates 1 V output using only 2310 junctions and the step nϭ3.
II. THEORY

A. Voltage step quality
For stable operation and immunity to extrinsic noise it is preferable to have large step amplitudes ͑i.e., the range of low-frequency bias current ⌬i n , with which a quantized voltage is reproduced͒. In this section we derive design criteria for a junction so that the step amplitudes would not be suppressed from the theoretical maximum. For SIS junctions, in which the impedance parallel to the tunnel element is essentially capacitive reactance at the pump frequency f, this can be written as
͑1͒
where i 1 is the pump amplitude in units of critical current, ␤ c ϭ2I c R 2 C/⌽ 0 is the Stewart-McCumber parameter, and ⍀ϭ(⌽ 0 /I c R) f is the dimensionless angular pump frequency, and J n is the Bessel function of the first kind. A requirement for Eq. ͑1͒ to hold is that the pump frequency needs to exceed the plasma frequency of the junction, which is conventionally given as 9 ⍀ͱ␤ c տ3.
͑2͒
To find the effect of the external shunt circuit, simulations using the resistively shunted junction model were executed assuming that the circuit is a linear LR circuit parallel to the tunnel element and its capacitance C. The system of differential equations describing the circuit is
where ⌽ is the superconducting phase difference across the junction, ϭ(2I c R/⌽ 0 )t the dimensionless time, ␤ L a͒ Author to whom correspondence should be addressed; electronic mail: juha.hassel@vtt.fi ϭ2LI c /⌽ 0 the dimensionless inductance, i 0 the low frequency bias current, i 1 the amplitude of the microwave pump, and i s the current flowing through the shunt resistor. All currents are scaled to the critical current I c . The flux quantum is ⌽ 0 ϭh/2e. A series of simulations was executed varying ␤ c , ␤ L , and ⍀. The pump amplitude was selected so that the step amplitude was maximized according to Eq. ͑1͒. It was found that, if Eq. ͑2͒ is roughly valid, the step amplitudes follow Eq. ͑1͒ as long as ␤ L is not too large. With large ␤ L the amplitudes were found to be suppressed. However, the reduced step amplitude was not found to be the upper limit of ␤ L , but rather the increased hysteresis within the step due to reduced damping. By hysteresis we mean here that for a given bias current i 0 there coexist two solutions. One reproduces the quantized voltage, and another one has ohmic current-voltage (I -V) characteristics. This is not acceptable, since it limits the ability to select a desired quantized output voltage by tuning i 0 . We can require that the effective step amplitude ͑i.e., the range of constant voltage step, where the voltage is a single-valued function of i 0 ) is at least about 75% of the total step amplitude. The data from simulated I -V curves for the first constant voltage step indicates that sufficient criteria are ͑see Fig. 1͒ ␤
These were found to be sufficient criteria for higher steps as well.
In addition, second kind of hysteresis appears if the steps become overlapping. This is prevented if ͑see, e.g., Ref. 1͒
⍀տ1. ͑6͒
Inequalities Eqs. ͑2͒ and ͑4͒-͑6͒ now give the regime, where the simple Bessel function dependence of Eq. ͑1͒ can be used in case of an LR shunted junction.
B. Microwave attenuation
Minimizing microwave attenuation in the array is essential, since all junctions need to be biased with sufficiently similar pump amplitude. Here we try to derive a simple analytic expression for the attenuation in circuit of Fig. 2 . We assume that at pump frequency the current is mainly coupled capacitively through the junction, i.e., 1/2 f Cӷ2 f L J , where L J ϭ⌽ 0 /2I c is the Josephson inductance. We also assume that the transmission line inductance for the length of one junction is larger than the capacitive reactance, i.e., sᐉ 0 ӷ1/2 f C, where s is the length occupied by one junction and ᐉ 0 is the transmission line inductance per unit length. We further assume that the inductive reactance of the shunt circuit is larger than the shunt resistance, i.e., 2 f L ӷR. The loss due to shunt resistors in a junction is P loss ϭ(1/2)RI s 2 , where I s is the current flowing through the shunt resistor. The propagating power P prop ϭ(1/2)Z 0 I j 2 , where I j is the current flowing through the junction and Z 0 is the transmission line impedance. The ratio of current through the shunt I s and the current through the junction I j is approximately the inverse ratio of inductances, i.e., I s /I j Ϸsᐉ 0 /L. Summing up, one can write the attenuation per junction in the form ␣ϭ 1 2
where ␣ c ϭ With the design parameters of our arrays Rϭ0.31 ⍀, Z 0 ϭ2.6 ⍀, Lϭ4 pH, l 0 ϭ14 nH/m, sϭ33 m, Eq. ͑7͒ yields ␣ϭ0.80ϫ10 Ϫ4 Np per junction ͑0.007 dB per junction͒ in excellent agreement with the result obtained with the numerical model, where parasitic elements due to practical realization were also included and the approximations used here were not imposed. 10 It is noteworthy that ␣ c Ϸ0.06 Np per junction ͑0.5 dB per junction͒, i.e., inductance decreases the attenuation markedly.
C. ac calibration accuracy
A proposed setup for ac generation with a programmable JJA is introduced in Ref. 11 , where the errors originating from different parts of the setup are considered. The accuracy limit set by the JJA itself is due to finite speed of switching between different constant voltage steps. To find an estimate for this, we assume that the switching transients are slow compared to Josephson and plasma oscillations. Therefore we assume that the state of the JJA moves from 
If the difference of currents of subsequent junctions is assumed small, the above equation can be rewritten as
where ⌬x is the distance between two junctions. This is a heat equation. If the transition is, say, from the zeroth step to another step, the initial and boundary conditions are I(x,0) ϭ0 for 0ϽxϽL and
where L is the length of the array and I 0 is the bias current. The solution is
where RC ϭ(RC t / 2 )(L/⌬x) 2 . The sum term describes the transient, and the slowest decaying term is nϭ0. Therefore the time constant is
where NϭL/⌬x is the number of junctions. To find out, how large an error in ac voltage generation this corresponds to, we assume binary, 5, 6 or equivalent, bias setup, where the voltage consists of superposition of voltage pulses of the form shown in Fig. 4 . For simplicity, we assume that the transients are exponentially shaped having a time constant RC and that the rise time is the same for all transients. By Fourier transforming the generated signal and defining that the correct voltage is the first frequency component, we arrive to the relative error
where f s is the frequency of generated ac signal. This is independent of the bit count or the exact shape of the generated signal. An issue is, of course, filtering out higher harmonics, but a method for doing this with high accuracy is presented in Ref.
11. For example, if one needs to generate 1 kHz signal with an accuracy of 0.1 ppm the array needs to have RC Շ70 ns.
D. Optimization of the array design
Here we describe a process, where the results of the three previous sections are utilized to find optimal parameters for a circuit design. The objective is to provide design values for a given output voltage so that the step amplitudes and the ac accuracy of the device are maximized using as low microwave power as possible. The criteria to be satisfied are those of Eqs. ͑2͒ and ͑4͒-͑6͒. We assume that the junctions are in a microstripline geometry ͑width w and height h͒, whose impedance can be written as
i.e., the effect of fringe fields and the kinetic inductance is neglected. We further assume that the surface of the transmission line is completely consumed by the Josephson junctions, i.e., that the space needed for junction boundaries etc. is negligible. We also assume that there are N junctions of width w and length s divided into M branches, each of which has an own pump microwave input. The output voltage is
where n is the step number. The pump current needed to maximize the amplitude of a given voltage step is
where k n Ϸ1ϩn is the argument, which maximizes the nth Bessel function. This follows from Eq. ͑1͒. The power propagating at the microstriplines is P in ϭ
where ϭ2ͱ 0 /⑀ 0 ⑀ r 2 ⌽ 0 2 f 4 c s 2 , and c s ϭC/ws is the capacitance per unit area. 
2/3
The critical current density j c is maximized so that the constraint set by Eq. ͑2͒ is satisfied. This leads to ⍀ͱ␤ c ϭ3 ͓or equivalently ͱj c /c s ϭ( f /3)ͱ2⌽ 0 ]. For a given fabrication process this is done by selecting a proper tunnel barrier thickness. The critical current is given as I c ϭ j c ws. 
which follows from Eq. ͑1͒ and properties of Bessel functions.
To minimize the attenuation per junction ͓Eq. ͑7͔͒, the inductance should be maximized under the constraint set by Eq. ͑5͒, which can also be expressed as Lϭ2R 2 C in the limiting case. Using also the definition of ⍀, Eq. ͑13͒, and ᐉ 0 Ϸ 0 (h/w), the attenuation can be given as
The attenuation depends on ⍀ϭ3/ͱ␤ c ͓see Eq. ͑2͔͒, and thus ␤ c should be maximized. According to Eq. ͑4͒ ␤ c ϭ4 and thus ⍀ϭ1.5. The total attenuation of all junctions in a branch ͓see Eq. ͑7͔͒ can now be written as
where ϭ(3 j c /4⌽ 0 f ) 3 ͱ 0 3 ⑀ 0 ⑀ r /c s 2 and the second term is added to account for the dielectric attenuation, which is ␣ d per unit length.
If the current at the entrance of a branch is I n as given by Eq. ͑15͒, it will be I n exp͓Ϫ␣ tot ͔ at the end of the branch. Using the properties of Bessel functions and Eq. ͑1͒, it can be found that a tolerable variation in pump current along a branch is about 2⌽ 0 f 2 C, i.e., we must require that I n ϪI n exp͓Ϫ␣ tot ͔Ͻ2⌽ 0 f 2 C. Using Eq. ͑15͒ we can now write
͑19͒
The requirement for the attenuation becomes stricter as n increases. From Eqs. ͑18͒ and ͑19͒ it follows that
͑20͒
If we assume that nу3 then an approximation ln(1ϩ1/n) Ϸ1/n can be used. The array speed can be given, since RC in Eq. ͑11͒ is ͑using C t ϭ⑀ 0 ⑀ r ws/h, Rϭ⌽ 0 f / j c ws⍀ and ⍀ϭ1.5͒
where ␥ϭ(2/3 2 )⌽ 0 f ⑀ 0 ⑀ r / j c . The Eqs. ͑14͒, ͑16͒, ͑17͒, and ͑21͒ yield the quantities of interest U out , P in , I cn , and RC as functions of the design parameters, i.e., dimensions w, s, and h, step number n, the number of junctions N, and the number of branches M. These have to be selected so that Eq. ͑20͒ is satisfied. The other parameters j c , , , and ␥ are constant for a given fabrication process and a pump frequency. One should also remember that dimensions w and s should be selected so that the self-induced magnetic fields do not suppress the critical current, i.e., w, sՇ2 J If we choose U out ϭ1 V and nϭ3, it follows that N ϭ2300 ͓Eq. ͑14͔͒. If we require that I cn ϭ700 A, it follows that sϭ27 m ͓Eq. ͑17͔͒. Choosing M ϭ2 it follows from Eq. ͑20͒ that hՇ350 nm. To minimize the ac error h ϭ350 nm is selected, from which it follows that RC ϭ26 ns ͓Eq. ͑21͔͒. The power propagating in the transmission lines is P in Ϸ0.6 mW ͓Eq. ͑16͔͒, which should be easily available from a Gunn diode.
If we instead choose U out ϭ10 V, nϭ3, I cn ϭ300 A, M ϭ8, similar reasoning leads to Nϭ23 000, sϭ11 m, and hϭ2.0 m. The input power is P in ϭ2.4 mW and RC ϭ450 ns. Comparing the two examples demonstrates the decreasing speed and step amplitude as a function of increasing output voltage. At one volt level it is relatively easy to design an array able to generate 1 kHz ac voltage with a sub-ppm accuracy, whereas for a 10 V array this is significantly more difficult.
To further study interdependencies of speed, output voltage, step amplitudes, and power consumption, we assume now for simplicity that ␣ d ϭ0, i.e., that the attenuation is only due to shunt resistors. Then, based on Eq. ͑20͒, we can set
where also Eq. ͑14͒ was used. Using Eqs. ͑14͒, ͑16͒, ͑17͒, and ͑21͒ one can now derive the relation
where it has also been set at wϭ2 J and defined as c r ϭ(⑀ r ⑀ 0 0 )
. We conclude that the speed of the optimized array is fundamentally dependent on the required output voltage U out , the step amplitude I cn , and the required microwave power P in according to Eq. ͑22͒. In order to double the output voltage without affecting the speed, the microwave power has to be more than 30 times higher, which is difficult in practice. One way around the problem might be to use a higher pump frequency. Since RC is proportional to j c Ϫ4 f Ϫ1 , and according to Eq. ͑2͒ j c ϰ f 2 , the time constant is proportional to 1/f 5 .
III. DESIGN, FABRICATION, AND EXPERIMENTS
The fabrication process is based on the VTT superconducting quantum interference device process with some modifications. 13 The main processing steps are as follows: The junction chains were a realization of the circuit in Fig. 2 . A photograph of a piece of the chain is shown in Fig.  5 . The inductance required for the microwave blockade is a narrow strip, which is in series with the shunt resistor.
Other circuit elements were designed in a conventional manner using standard microwave design methods. The 70 GHz pump is brought to the array chip via an E-type waveguide. The transition from the waveguide to the chip is provided by a finline taper, in which a design of PTB is used ͑see e.g., Ref. 14͒. After the transition there is a power distribution network, which divides the signal into branches. In the design there were 16 branches each having 154 or 218 junctions. The arrays can be binary biased with a four bit arrangement. Extra short circuits at low frequencies are inhibited by dc block capacitors. The series connection of branches at low frequencies is provided via low-pass filters.
Measured I -V curves are shown in Fig. 6 . The microwave power is selected so that the amplitude of the third constant voltage step is maximized. One can see, that the voltage steps appear flat within the given resolution. Larger resolution dc measurements have also shown that 1 V output voltage is reproducible within 1 nV with our arrays. 15 For our current array design ͑3270 junctions͒ it follows from Eq. ͑12͒ that a signal of 1 kHz can be generated with an accuracy of about 0.1 ppm. However, it should be noticed that the our arrays are not yet optimal, so following the lines of Sec. II D, this could be improved. The attenuation in a junction line was measured by measuring the amplitude of the superconducting step for the first and the last junctions in an array branch of 260 junctions ͑Fig. 7͒. A fit of the form ⌬I 0 ϭ2I c ͉J 0 (B i ͱP in )͉, where I c is the critical current of the junction, P in is the input power to the array, and B i is a constant. By determining the constants B i for the first and last junctions the attenuation can be calculated. The result was about 0.01 dB per junction in good agreement with the calculated result ͑0.007 dB, see Sec. II B͒. The attenuation was also experimentally found to be a significant factor in improving the voltage step quality. In Ref. 10 we studied an array design having much higher attenuation, and the resulting constant voltage steps were much more rounded, especially for the steps with index nϾ1. In addition to the total attenuation of the transmission lines, the dielectric attenuation was measured with the method described in Ref. 16 . In particular, different dielectric deposition processes were compared. The result was that the lowest attenuation ͑0.5 dB/cm͒ was obtained with the standard process ͑PECVD silicon oxide 50 nm at 120°Cϩ950 nm at 180°C͒. This corresponds to the attenuation of about 0.002 dB per junction, so the main contribution comes from the shunt resistors in our current design.
